Go to the source code of this file.
◆ clock_prescale_get
#define clock_prescale_get |
( |
| ) |
(clock_div_t)(CLKPR & (uint8_t)((1<<CLKPS0)|(1<<CLKPS1)|(1<<CLKPS2)|(1<<CLKPS3))) |
Gets and returns the clock prescaler register setting. The return type is clock_div_t
.
- Note
- For device with XTAL Divide Control Register (XDIV), return can actually range from 1 to 129. Care should be taken has the return value could differ from the typedef enum clock_div_t. This should only happen if clock_prescale_set was previously called with a value other than those defined by
clock_div_t
.
◆ __attribute__()
static __inline void __attribute__ |
( |
(__always_inline__) |
| ) |
|
|
static |