AVR-LibC  2.3.0
Standard C library for AVR-GCC
 

AVR-LibC Manual

AVR-LibC Sources

Main Page

User Manual

Lib­rary Refe­rence

FAQ

Exam­ple Pro­jects

Index

Loading...
Searching...
No Matches
cpufunc.h
Go to the documentation of this file.
1/* Copyright (c) 2010, Joerg Wunsch
2 All rights reserved.
3
4 Redistribution and use in source and binary forms, with or without
5 modification, are permitted provided that the following conditions are met:
6
7 * Redistributions of source code must retain the above copyright
8 notice, this list of conditions and the following disclaimer.
9
10 * Redistributions in binary form must reproduce the above copyright
11 notice, this list of conditions and the following disclaimer in
12 the documentation and/or other materials provided with the
13 distribution.
14
15 * Neither the name of the copyright holders nor the names of
16 contributors may be used to endorse or promote products derived
17 from this software without specific prior written permission.
18
19 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
20 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22 ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
23 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
24 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
25 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
26 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
27 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
28 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
29 POSSIBILITY OF SUCH DAMAGE. */
30
31/* avr/cpufunc.h - Special CPU functions */
32
33#ifndef _AVR_CPUFUNC_H_
34#define _AVR_CPUFUNC_H_ 1
35
36#include <stdint.h>
37
38/** \file */
39/** \defgroup avr_cpufunc <avr/cpufunc.h>: Special AVR CPU functions
40 \code #include <avr/cpufunc.h> \endcode
41
42 This header file contains macros that access special functions of
43 the AVR CPU which do not fit into any of the other header files.
44
45*/
46
47
48/**
49 \ingroup avr_cpufunc
50 \def _NOP
51
52 Execute a <i>no operation</i> (NOP) CPU instruction. This
53 should not be used to implement delays, better use the functions
54 from <util/delay_basic.h> or <util/delay.h> for this. For
55 debugging purposes, a NOP can be useful to have an instruction that
56 is guaranteed to be not optimized away by the compiler, so it can
57 always become a breakpoint in the debugger.
58*/
59#define _NOP() __asm__ __volatile__("nop")
60
61
62/**
63 \ingroup avr_cpufunc
64 \def _MemoryBarrier
65
66 Implement a read/write <i>memory barrier</i>. A memory
67 barrier instructs the compiler to not cache any memory data in
68 registers beyond the barrier. This can sometimes be more effective
69 than blocking certain optimizations by declaring some object with a
70 \c volatile qualifier.
71
72 See \ref optim_code_reorder for things to be taken into account
73 with respect to compiler optimizations.
74*/
75#define _MemoryBarrier() __asm__ __volatile__("" ::: "memory")
76
77#include <avr/io.h>
78#include <bits/attribs.h>
79
80#ifdef __cplusplus
81extern "C" {
82#endif
83
84/**
85 \ingroup avr_cpufunc
86
87 Write \a __value to IO Register Protected (CCP) 8-bit IO register
88 at \a __ioaddr. See also \c _PROTECTED_WRITE(). */
89extern void ccp_write_io (volatile void *__ioaddr, uint8_t __value);
90
91#if __AVR_ARCH__ >= 100
92extern __ATTR_ALWAYS_INLINE__ __ATTR_GNU_INLINE__
93void ccp_write_io (volatile void *__ioaddr, uint8_t __value)
94{
95 const uintptr_t __addr = (uintptr_t) __ioaddr;
96
97#ifdef __AVR_TINY__
98 if (__builtin_constant_p (__addr))
99 __asm__ __volatile__ ("out %i0, %1" "\n\t"
100 "out %i2, %3"
101 :
102 : "n" (& CCP),
103 "d" ((uint8_t) 0xd8),
104 "n" (__addr),
105 "r" ((uint8_t) __value));
106 else
107 __asm__ __volatile__ ("out %i0, %1" "\n\t"
108 "st %a2, %3"
109 :
110 : "n" (& CCP),
111 "d" ((uint8_t) 0xd8),
112 "e" (__addr),
113 "r" ((uint8_t) __value));
114#elif defined(__AVR_XMEGA__)
115 if (__builtin_constant_p (__addr))
116 __asm__ __volatile__ ("out %i0, %1" "\n\t"
117 "sts %2, %3"
118 :
119 : "n" (& CCP),
120 "d" ((uint8_t) CCP_IOREG_gc),
121 "n" (__addr),
122 "r" ((uint8_t) __value));
123 else
124 __asm__ __volatile__ ("out %i0, %1" "\n\t"
125 "st %a2, %3"
126 :
127 : "n" (& CCP),
128 "d" ((uint8_t) CCP_IOREG_gc),
129 "e" (__addr),
130 "r" ((uint8_t) __value));
131#endif
132}
133#endif /* ARCH >= 100 */
134
135/**
136 \ingroup avr_cpufunc
137
138 Write \a __value to SPM Instruction Protected (CCP) 8-bit IO register
139 at \a __ioaddr. See also \c _PROTECTED_WRITE_SPM(). */
140extern void ccp_write_spm (volatile void *__ioaddr, uint8_t __value);
141
142#if defined(__AVR_XMEGA__) || defined(CCP_SPM_gc)
143extern __ATTR_ALWAYS_INLINE__ __ATTR_GNU_INLINE__
144void ccp_write_spm (volatile void *__ioaddr, uint8_t __value)
145{
146 const uintptr_t __addr = (uintptr_t) __ioaddr;
147
148 if (__builtin_constant_p (__addr))
149 __asm__ __volatile__ ("out %i0, %1" "\n\t"
150#ifdef __AVR_TINY__
151 "out %i2, %3"
152#else
153 "sts %2, %3"
154#endif
155 :
156 : "n" (& CCP),
157 "d" ((uint8_t) CCP_SPM_gc),
158 "n" (__addr),
159 "r" ((uint8_t) __value));
160 else
161 __asm__ __volatile__ ("out %i0, %1" "\n\t"
162 "st %a2, %3"
163 :
164 : "n" (& CCP),
165 "d" ((uint8_t) CCP_SPM_gc),
166 "e" (__addr),
167 "r" ((uint8_t) __value));
168}
169#endif /* AVR_XMEGA || ATtiny102/104 */
170
171#ifdef __cplusplus
172}
173#endif
174
175#endif /* _AVR_CPUFUNC_H_ */
void ccp_write_io(volatile void *__ioaddr, uint8_t __value)
void ccp_write_spm(volatile void *__ioaddr, uint8_t __value)
uint16_t uintptr_t
Definition: stdint.h:183
unsigned char uint8_t
Definition: stdint.h:88